Distributed hypermedia system that supports collaboration is an emerging platform for creation, discovery, management and delivery of information. We present an approach to low power system design space exploration for distributed hypermedia applications. Traditionally, low power design and synthesis of application specific programmable processors has been done in the context of a given number of operations required to complete a task. Our approach utilizes the modem advances in compiler technology and architectural enhancements that are well matched to the compiler technology. This work is, to the best of our knowledge, the first attempt to address the need for synthesis of low power hypermedia processors. Also, this is the first work to address the power efficiency through exploiting instruction level parallelism (ILP) found in hypermedia tasks by an production quality ILP compiler.
1 Introduction Hypermedia represents a combination of hypertext and multimedia technologies [4] . The concept of hypertext was proposed more than 50 years ago by V. Bush but T. Nelson is generally credited as the first to coin the term "hypertext" [SI.
In recent years there have been significant advances in mobile computing which resulted in increasingly small and inexpensive computers and wireless networking. The roles mobile hypermedia systems must support present a unique challenge to system designers since most media tasks are computation-intensive and, by definition, they run in parallel side by side. Yet they are required to operate reliably and predictably while consuming as low power as possible. For example, tasks such as video and audio encodingldecoding, text processing, image processing, authentication and encryptionldecryption should run in parallel to support hypermedia systems for collaboration. At the same time, due to the fact that the system must be mobile, they cannot afford to lavishly use power as their desktop counterparts can.
We present an approach to low power system design space exploration for distributed hypermedia applications that support. Traditionally, low power design and synthesis of application specific programmable processors has been done in the context of a given number of operations required to complete a task. Our approach utilizes the modem advances in compiler technology and architecPermission to make digital or hard copies of dl or part of this work for personal or ~1 s E S i O O r n use i i granted without fee provided lhat copies are not made or distiibuted for profit 01 commercial advantage and that copies bear this notice and the h l l citation on the fint page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee ISLPED99, San Diqo, CA, USA 01999 ACM 1~581l3-133~Xi99iW08..$5.W tural enhancements that are well matched to the compiler technology, Advances in compiler technology for instruction-level pardlelism (UP) have significantly increased the ability of a microprocessor to exploit the opportunities for parallel execution that exist in various programs written in high-level languages. State-of-theart ILP compiler technologies are in the process of migrating from research labs to product groups [3, 91. At the same time, a number of new microprocessor architectures having hardware stmctures that are well matched to most ILP compilers have been introduced. Architectural erhancements found in commercial products include predicated instruction execution, VLIW execution and split register files [Z].
Target Architecture
The target architecture we use resembles a multiprocessor system with shared memory except that all the processors for a given hypermedia application scenario is assumed to be laid out on a single die, A media task is assigned to one and only one of the processors.
More than one media application can be assigned to a processor if the given performance constraints are guaranteed to be met, i.e. all media tasks on the processor must be finished within a given time limit. Shared memory is used for data communication between tasks. Bach processor maintains its own cache. When more than one media application are assigned to a single processor, flushing and refilling of the cache is needed and the run time measurement platform takes it into account.
We divide tasks into quanta. One of the benefits of using the notion of quantum is that it simplifies synchronization of several applications running on multiple processors. Aside from optimal use of allocated resources, running given tasks faster than required will provide no benefit to users. Hence, the use of quanta equivalent to the longest time frame with which tasks should be synchronized gives a convenient task assignment unit to allocate resources.
We develop a simple %ea model based on SA-110. We use different core models for the VLIW and superscalar machine configurations for the experiment. The difference comes mainly from the different complexity of the issue units found in superscalarmachines and VLIW machines. We estimate the area of superscalar issue units based on the area complexity O(n2) since the complexity of dependency checking algorithm is O(n?'). When a VLIW machine is considered, the issue unit area is generally of complexity O(n) or sub-linear. The area of an arbitrarily configured superscalar machine is given by ATea = n?a*.,aA.asus + nnLuAALu + 
A,,,
and A,;,, are the issue width, the baseline issue unit area, the number of ALUs, the area of a single ALU, the number of branch units, the branch unit area, the number of memory units, the area of single memory unit and miscellaneous area, respectively. We use the model for the cache power dissipation given in The termsni,,,., E;,,,,, nrlLu, EALU, nb7e"ch, Ealoneh. nmcm. E,,, and Emis, are the issue width, the baseline issue unit energy, the number of &Us, the energy of a single ALU, the numher of branch units, the branch unit energy, the number of memory units, the energy of single memory unit and miscellaneous energy, respectively. The benchmark set used in this experiment is composed ofcomplete media applications which are publically available and coded in a high-level language. We use 8 applications culled from avallable image processing, communications, cryptography and DSP applications. Detailed descriptions of the applications can be found in [81.
We use the IMPACT tool suit [l] to measure mn times of media applications on various machine configurations, The IMPACT C compiler is a retargetable compiler with code optimization components especially developed for multiple-instruction-issue processors. The target machine for the IMPACT C can be described using the high-level machine description language (HMDES). A highlevel machine description supplied by a user is compiled by the IMPACT machine description language compiler.
Problem Formulation
We collect run-times (expressed as a number of cycles) and cache oerformance of the benchmarks on 175 different machine confieusimulations are used to comoute h e enerev based on the Dower I_ model. The simulated power consumption measurements we use are made with two levels of the shutdown technique: component consumption by applying the voltage scaling, we need to assign the tasks lo the processors in such a way that the sums ofthe assigned tasks' power consumption measurements obtained using the shutdown technique should be as close to each other as possible, 4 Synthesis Algorithm We develop heuristic algorithms for the low power hypermedia processor. We use a simulated annealing based algorithm to allocate resources given area and performance constraints. Allocated processors are then used by a force-directed heuristic [lo] to assign the set of hypermedia tasks.
We supply five sets of inputs to the algorithm: a set ofhypermedia tasks, a set of available processors, area constraints, timing constraints and a set of power consumption measurements of each task on each available processor. The initial power consumption measurements is obtained by measuring power consumption of each task on each processor with the shutdown technique. The algorithm returns two sets of outputs: a set of allocated processors and their assigned tasks and the total power consumption after voltage scaling.
There are four major components in the simulated annealing based algorithm: the power consumption measurement, the neighbor solution generation, the temperature update function, the equilibrium criterion and the frozen criterion. Firstly, the power consumption measurement is made after the set of hypermedia tasks are assigned to a tentatively allocated processors. The tentative assignment is done by a force-directed heuristic. Secondly, a neighbor solution is penerated bv reolacine one orocessor in the current " , . ~.
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Measured run-times and cache performance of benchmarks through si&late,j,' annealing algorithm The force-directed heuristic is a global optimizing algorithm in that it makes one decision at a time bv comoarine all the oossilevel and system level. We assume that when a component (e.g., ALU, branch unit, etc.) is idle, it can be shutdown (lower level shutdown). Also, when there is no task to execute, a processor can be shutdown (higher level shutdown).
Low Power Hypermedia Synthesis Problem
Instance: GivenasetTofnmediaapplications, &,i = 1,2, ..., n, asetofmprocessors,pj,j = l , 2 3 . . . , m , theruntimese;j and the cache performance fil of the media applications ai, i = 1 , 2 , ..., n o n the machines q , j = 1,2, ._., m and constants C, E and P , Question: Is there a multisubset (subset in which more than one instance of a processor can be included) M of k processors, p,. 1 = 1,2, ..., k, 1 5 k 5 n, such that CjEM APj 5 C, r n a x j~~ e;j 5 E and C j E M wtj, 5 P? Apj is the area of the machinep,, t j is the set of tasks that are assigned to the machine j and wjj is the power consumption of the processor p , when a task settj is assigned to the processor.
Theorem. The Low Power Hypermedia Synthesis Problem is NP-complete.
Proof. We transform the Equal Subset Problem (ESP) to a special case of the Low Power Hypermedia Synthesis Problem. For a given task set T, IT1 = n and a set M of 2 identical processors, each integer number in the ESP is mapped to the power consumption measurement. which is obtained by applying shutdown technique, of each media task in T. In order to minimize the power is eiven bv the temoerature. If the temierature falls below 0.1, the to h e pro.'escor p, IS the :hoice rele~ted by lurcc-directed hcunrtic. When e u i h and all tasks are assigned. vultsge icilcd pdaer consumption me3surements 3re made and returned.
Experimental Results
We evdluate the lools and algorithm\ hy running extensiw expertmenls rsnging irom the arc3 constraint of 30nini2 I o IS5vtni' and the timing conclrainto 0.03 through 0.W seconds. The timing m nstraint 0.03 serccds r?prcsc,its the time to pnrce,s I napq i r m c 31 the rate 01 30 irames per second. 'The implcnicnution t c c h n~~l u~) is assumed tu be 0.35,i. For each aren constraini and liming ionstwnt combination. we obtain three different sululions u'ing the optimizing algorithm (OA: the combination of simulxted 3nneding bhed algorithm snd for;e-directed heuniticl. ihu sirnplc-minded di\ ~o o n dlgurilhm (SA) m d the Ixg~!st poscibhe processur s?leclion (1.A). SA "npl) dividCs :I gvcn arc1 ciinzlr2lnts into tuo or ore proccswr areas and :iIIucaIcc idenlirdl proce,surr. SA U,UI the odme force-directed heunstic used by OA 10 acsign larks to JIlocaled prucessm. The results indicate that even a simple-minded collection of identical processors can perform better than one monolithic processor. The power improvements achieved by OA compared to LA range from 39% to 70% (average 54%). SA improves power consumption by 20% to 59% (average 41%) over LA. For some area constraint region (bigger than 85 mm2), the LA performs slightly better than SA. The reason behind this generally impressive results of OA is that customized processors for each tasks provide more oppoaunity for power savings from two directions. The ILP compiler produces optimized code in terms of the number of execution cycles. The other is from the efficient use of allocated resources. If we can allocate resources in such a way that all of them are used all the time and the execution cycles are minimized given constraints, we can maximize the opportunity of voltage scaling. Although we shutdown individual components when they are not used, voltage scaling is in general more effective method to save power. When a large monolithic processor is used, it may offer more opportunity to shutdown individual components of the system since resource requirements of each individual task are different. On the other hand, since we need to meet the timing constraints, there are less opportunity to scale voltage. Most significant power reduction is observed area constraints between 30 and 65mm2. Bigger area than 65mma offers minimal power improvements. Interestingly, the results shown in Figure 2 show that more than one machines are required to maximize power savings. This is consistent with the fact that specifics of individual applications should be used to fully utilize limited amount of resources. In this experiment, we found that 65mm' of area is enough to fit in a set of processors that provides ability to run the hypermedia application in a power efficient manner. 
Conclusion
The availability of production quality ILP compilers and commercial DSPs with architectural enhancements stimulated the idea of programmable processors that are tuned to specific applications.
We developed an effective framework and efficient algorithms and tools to rapidly explore low power hypermedia processor design space. We conducted an extensive exploration of the low power design space under area and timing constraints. The framework addresses the need for the low power hypermedia design by exploiting the ILP found in media applications by ILP compilers that target multiple-instruction-issue machines although we found that low power design of the hypermedia system does not benefit much from it. Nevertheless, the algorithms and tools we developed showed impressive results.
We found that the framework introduced in this paper can be very valuable in making early design decisions such as power and architectural configuration trade-off, cache and issue width tradeoff under area constraint, and the number of branch units and issue width.
